|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
this is information on a product in full production. october 2014 docid18211 rev 3 1/29 ALTAIR04-900 off-line all-primary-sensing switching regulator datasheet - production data features ? optoless primary side constant voltage operations ? adjustable and mains-independent maximum output current for safe operations during overload/short-circuit conditions ? 900 v avalanche-rugged internal power section ? quasi-resonant valley switching operation ? low standby consumption ? overcurrent protection against transformer saturation and secondary diode short-circuit ? so16n package applications ? smps for energy metering ? auxiliary power supplies for 3-phase input industrial systems ? ac-dc adapters description the ALTAIR04-900 is a high voltage all-primary- sensing switcher, operating directly from the rectified mains with minimum external parts. it combines a high-performance low voltage pwm controller chip and a 900 v avalanche-rugged power section in the same package. figure 1. block diagram so16n 3.3 v zcd/f b i ff sta rt er source turn - on logic +vi n +v out is ta r t - up internal supply bus vref in te r n . supply bus drain blanking time leb vc c ir e f 2.5 v r s q comp - + - + + - s/h de mag logic gnd s r q ir ef r protection & fe ed for w ar d lo g i c pr o t i ff vc - + 1 v s r q uv l o uv lo pr o t r ff su pp ly & uv l o rfb rz cd rsense rcomp ccomp cr e f 3.3 v zcd/f b i ff sta rt er sta rt er source turn - on logic +vi n +v out is ta r t - up internal supply bus vref in te r n . supply bus drain blanking time blanking time leb leb vc c ir e f 2.5 v r s q comp - + - + - + + - + - s/h s/h de mag logic de mag logic gnd s r q s r q ir ef r protection & fe ed for w ar d lo g i c protection & fe ed for w ar d lo g i c pr o t i ff vc - + - + 1 v s r q s r q uv l o uv lo pr o t r ff su pp ly & uv l o rfb rz cd rsense rcomp ccomp cr e f www.st.com
contents ALTAIR04-900 2/29 docid18211 rev 3 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 3 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3.2 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 5 application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5.1 power section and gate driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.2 high voltage start-up generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.3 zero-current detection and triggering block . . . . . . . . . . . . . . . . . . . . . . . 13 5.4 constant voltage operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5.5 constant current operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5.6 voltage feed-forward block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.7 burst-mode operation (no load or very light load) . . . . . . . . . . . . . . . . . . 18 5.8 soft-start and starter block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.9 hiccup-mode ocp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.10 layout recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6 typical applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.1 test board: evaluation data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6.2 test board: main waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 7 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8 ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 9 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 docid18211 rev 3 3/29 ALTAIR04-900 description 29 1 description this device combines two silicons in the same package: a low voltage pwm controller and a 900 v avalanche-rugged power section. the controller is in current-mode specifically designed for off-line quasi-resonant flyback converters. the device provides a constant output voltage using the primary-sensing feedback. this eliminates the need for the optocoupler, the secondary voltage reference, as well as the current sensor, still maintaining an accurate regulation. besides, the maximum deliverable output current can be set so to increase the end-product safety and reliability during fault events. quasi-resonant operation is guaranteed by a transformer demagnetization sensing input which turns on the power section. the same input also serves the output voltage monitoring, to perform cv regulation, and to achieve mains-independent maximum deliverable output current (line voltage feed-forward). the maximum switching frequency is top-limited 166 khz, so that at light-to-medium load a special function automatically lowers the operating frequency still maintaining the valley switching operation. when the load is very light, the device enters a controlled burst-mode operation that, along with the built-in high voltage start-up circuit and the low operating current, minimizes the standby power. although an auxiliary winding is required in the transformer to correctly perform cv/cc regulation, the chip powers itself directly from the rectified mains. this is important during cc regulation, where the flyback voltage, generated by the winding, drops below uvlo threshold. however, if ultra low no-load input consumption is required to comply with the most strict energy-saving recommendations, then the device needs to be powered by the auxiliary winding. these functions optimize power handling under different operating conditions. the device offers protection features that, in auto restart-mode, increase end-product safety and reliability: ? auxiliary winding disconnection, or brownout ? detection ? shorted secondary rectifier, or transformer saturation pin connection ALTAIR04-900 4/29 docid18211 rev 3 2 pin connection figure 2. pin connection (top view) note: the copper area has to be placed under the drain pins to dissipate heat. n.a. n.a. source drain source gnd iref zcd/fb comp vcc drain drain drain n.a. 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 n.c. n.a. n.a. source drain source gnd iref zcd/fb comp vcc drain drain drain drain drain n.a. 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 n.c. n.a. table 1. pin functions number name function 1, 2 source power section source and input to the pwm comparator. the current, flowing through mosfet, is sensed by a resistor connected between the pin and gnd. the resulting voltage is compared with an internal reference (0.75 v max.) to determine the mosfet turn-off. the pin is equipped with 250 ns blanking time, after the gate-drive output goes high for noise immunity. if a second comparison level located at 1 v is exceeded the ic is stopped and restarted after vcc has dropped below 5 v. 3vcc supply voltage of the device. an electrolytic capacitor, connected between this pin and ground, is initially charged by the internal high voltage start-up generator; when the device runs, the same generator keeps it charged if the voltage, supplied by the auxiliary winding, is not sufficient. this feature is disabled if a protection is tripped. sometimes a small bypass capacitor (0.1 f typ.) to gnd might be useful to get a clean bias voltage for the signal part of ic. 4gnd ground. current return both for ic signal part and the gate-drive. all ground connections of bias components should be tied to a trace and kept separated from any pulsed current return. 5iref cc regulation loop reference voltage. an external capacitor has to be connected between this pin and gnd. an internal circuit develops a voltage on this capacitor used as the reference for peak drain current of the mosfet during cc regulation. the voltage is automatically adjusted to keep the average output current constant. docid18211 rev 3 5/29 ALTAIR04-900 pin connection 29 6 zcd/fb transformer demagnetization sensing for quasi-resonant operation. input/output voltage monitoring. a negative-going edge triggers the mosfet turn-on. the current sourced by the pin during on-time is monitored to compensate the internal delay of the current sensing circuit and achieve a cc regulation independent of the mains voltage. if this current does not exceed 50 a, either a floating pin or a low input voltage is assumed, the device is stopped and restarted after vcc has dropped below 5 v. besides, the pin voltage is sampled-and-held right at the end of the transformer demagnetization to get an accurate image of the output voltage to be fed to the inverting input of the internal transconductance-type error amplifier, whose non-inverting input is 2.5 v. the maximum i zcd/fb sunk/sourced current doesn?t exceed 2 ma (amr) in all vin range conditions. no capacitor is allowed between the pin and the auxiliary transformer. 7comp output of the internal transconductance error amplifier. the compensation network is placed between this pin and gnd to achieve stability and good dynamic performance of the voltage control loop. 8-11 n.a not available. these pins must be left not connected. 12 n.c not internally connected. 13 to 16 drain drain connection of the internal power section. the internal high voltage start-up generator sinks current from these pins as well. pins are connected to the internal metal frame to facilitate heat dissipation. table 1. pin functions (continued) number name function maximum ratings ALTAIR04-900 6/29 docid18211 rev 3 3 maximum ratings 3.1 absolute maximum ratings 3.2 thermal data table 2. absolute maximum ratings symbol pin parameter value unit v ds 1,2, 13-16 drain-to-source (ground) voltage -1 to 900 v i d 1,2, 13-16 drain current 0.7 a e av 1,2, 13-16 single pulse avalanche energy (t j = 25 c, i d = 0.7 a) 25 mj vcc 3 supply voltage (icc < 25 ma) self limiting v i zcd/fb 6 zero-current detector current 2 ma v comp 8 analog input -0.3 to 3.6 v p tot power dissipation @t a = 50 c 0.9 w t j junction temperature range -40 to 150 c t stg storage temperature -55 to 150 c table 3. thermal data symbol parameter max. value unit r thj-pin thermal resistance, junction-to-pin 10 c/w r thj-amb thermal resistance, junction-to-ambient 110 docid18211 rev 3 7/29 ALTAIR04-900 electrical characteristics 29 4 electrical characteristics (t j = -40 to 125 c, vcc = 14 v; unless otherwise specified) table 4. electrical characteristics symbol parameter test conditions min. typ. max. unit power section v (br)dss drain-source breakdown i d < 100 a; t j = 25 c 900 v i dss off-state drain current v ds = 850 v; t j = 125 c (see figure 4 and note) 80 a r ds(on) drain-source on-state resistance id=250 ma; t j = 25 c 16 19 ? id=250 ma; t j = 125 c 38 c oss effective (energy-related) output capacitance (see figure 3 ) high voltage start-up generator v start min. drain start voltage i charge < 100 a 40 50 60 v i charge vcc start-up charge current v drain > v start ; vcc < vcc on t j = 25 c 45.5 7 ma v drain > v start ; vcc < vcc on +/-10% v ccrestart vcc restart voltage (vcc falling) (1) 9.5 10.5 11.5 v after protection tripping 5 supply voltage vcc operating range after turn-on 11.5 23 v vcc on turn-on threshold (1) 12 13 14 v vcc off turn-off threshold (1) 91011v v z zener voltage icc = 20 ma 23 25 27 v supply current icc start-up start-up current (see figure 5 ) 200 300 a iq quiescent current (see figure 6 )11.4ma icc operating supply current @ 50 khz (see figure 7 )1.41.7ma iq (fault) fault quiescent current during hiccup and brownout (see figure 8 ) 250 350 a start-up timer t start start timer period 100 125 175 s t restart restart timer period during burst-mode 400 500 700 s electrical characteristics ALTAIR04-900 8/29 docid18211 rev 3 zero-current detector i zcdb input bias current v zcd = 0.1 to 3 v 0.1 1 a v zcdh upper clamp voltage i zcd = 1 ma 3.0 3.3 3.6 v v zcdl lower clamp voltage i zcd = - 1 ma -90 -60 -30 mv v zcda arming voltage positive-going edge 100 110 120 mv v zcdt triggering voltage negative-going edge 50 60 70 mv i zcdon min. source current during mosfet on-time -25 -50 -75 a t blank trigger blanking time after mosfet turn-off v comp 1.3 v 6 s v comp = 0.9 v 30 line feed-forward r ff equivalent feed-forward resistor i zcd = 1 ma 45 transconductance error amplifier v ref voltage reference t j = 25 c (1) 2.46 2.5 2.54 v t j = -40 to 125 c and vcc = 12 v to 23 v (1) 2.42 2.58 gm transconductance i comp = 10 a v comp = 1.65 v 1.3 2.2 3.2 ms gv voltage gain open loop 73 db gb gain-bandwidth product 500 khz i comp source current v zcd = 2.3 v, v comp = 1.65 v 70 100 a sink current v zcd = 2.7 v, v comp = 1.65 v 400 750 a v comph upper comp voltage v zcd = 2.3 v 2.7 v v compl lower comp voltage v zcd = 2.7 v 0.7 v v compbm burst-mode threshold 1 v hys burst-mode hysteresis 65 mv current reference v irefx maximum value v comp = v compl (1) 1.5 1.6 1.7 v g i current loop gain v comp = v comph 0.5 0.6 0.7 v cref current reference voltage 0.38 0.4 0.42 v current sense t leb leading-edge blanking 200 250 300 ns t d(h-l) delay-to-output 300 ns v csx max. clamp value dvcs/dt = 200 mv/s (1) 0.7 0.75 0.8 v v csdis hiccup-mode ocp level (1) 0.92 1 1.08 v 1. parameters track one to each other table 4. electrical characteristics (continued) symbol parameter test conditions min. typ. max. unit docid18211 rev 3 9/29 ALTAIR04-900 electrical characteristics 29 figure 3. c oss output capacitance variation figure 4. off-state drain and source current test circuit note: the measured i dss is the sum between the current across the start-up resistor and the mosfet off-state drain current. figure 5. start-up current test circuit 0 25 50 75 100 125 150 0 100 200 300 400 500 c oss (pf) v ds (v) a iq(f ault) a idss 850 v 15v 2. 5v comp source drain vcc + - current control iref gnd fb/zcd 9 $ , f f v w d u w x s 9 & |